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GaSb Inversion-Mode PMOSFETs With
Atomic-Layer-Deposited Al2O3 as Gate Dielectric
Min Xu, Runsheng Wang, Student Member, IEEE, and Peide D. Ye, Senior Member, IEEE
Abstract—GaSb inversion-mode PMOSFETs with atomic-
layer-deposited (ALD) Al2O3 as gate dielectric are demonstrated.
A 0.75-μm-gate-length device has a maximum drain current of
70 mA/mm, a transconductance of 26 mS/mm, and a hole inversion
mobility of 200 cm2/V · s. The OFF-state performance is improved
by reducing the ALD growth temperature from 300 ◦C to 200 ◦C.
The measured interface trap distribution shows a low interface
trap density of 2 × 1012/cm2 · eV near the valence band edge.
However, it increases to 1 − 4 × 1013/cm2 · eV near the conduc-
tion band edge, leading to a drain current on–off ratio of 265 and
a subthreshold swing of ∼600 mV/decade. GaSb, similar to Ge, is
a promising channel material for PMOSFETs due to its high bulk
hole mobility, high density of states at the valence band edge, and,
most importantly, its unique interface trap distribution and trap
neutral level alignment.
Index Terms—Atomic layer deposition, GaSb, high-k,
MOSFET.
I. INTRODUCTION
COMPLEMENTARYmetal–oxide–semiconductor(CMOS)devices based on Si have been scaled close to their
physical limit. To further increase the device performance,
III–V semiconductor materials have attracted interest because
of their higher electron mobility and saturation velocity.
Although significant progress has been made on high-k/III–V
NMOSFETs [1]–[3] and Schottky-gate p-channel quantum well
transistors [4], [5], there is less work on III–V PMOSFETs [6].
In this letter, we address the fundamental advantages of using
GaSb as the p-channel material in a potential full III–V CMOS
technology [7], [8]. The validity of this approach is supported
by the experimental results on atomic-layer-deposited (ALD)
Al2O3/GaSb PMOSFETs.
GaSb has a bandgap of 0.73 eV and is near lattice matched to
InAs. The hole mobility of GaSb is ∼ 1000 cm2/V · s, which is
much higher than most other III–V materials [9]. However, the
drain current (IDS) in an inversion-mode MOSFET is not only
determined by the mobility and saturation velocity but also by
the inversion charge density. The effective density of states in
the valence band (NV ) for GaSb is as high as 1.8 × 1019/cm3
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[10], which is also favorable for realizing high-performance
GaSb PMOSFETs. The trap neutral level (E0) position and
interface trap distribution play a significant role in the device
performance if the oxide/semiconductor interface is nonideal.
According to the defect-induced gap-state model developed by
Hasegawa and Ohno [11], the empirical model by the authors
[12], and the defective interface model by Robertson [13], the
E0 for GaSb should be located around 0.1 eV above the valence
band edge (EV ). This particular property makes it easy to
realize strong hole inversion.
II. DEVICE FABRICATION
Two-inch n-type GaSb (100) substrates with a doping con-
centration of 5.5 × 1017 cm−3 were used for MOSFET fabrica-
tion. After degreasing by acetone, methanol, and isopropanol,
30-nm Al2O3 was deposited at 300 ◦C in an ASM F-120
ALD chamber as an encapsulation layer using trimethyl alu-
minum and water as precursors. Source and drain regions
were selectively implanted with a Si dose of 2 × 1014 cm−2
at 50 keV through the 30-nm Al2O3 encapsulation layer [14].
Dopant activation was achieved by a 30-s rapid thermal anneal
(RTA) at 650 ◦C (Process-I samples) or at 600 ◦C (Process-II
and Process-III samples). The encapsulation layer was then
removed by buffered oxide etch. The surface was then treated
with HCl:H2O = 1:1 for 30 s to etch away the native oxide
and subsequently treated with NH4OH for 60 s to remove
elemental Sb. Following those treatments, 8-nm Al2O3 gate
dielectrics were regrown by ALD at 300 ◦C (Process-I and
Process-II samples) or 200 ◦C (Process-III samples). After
600 ◦C postdeposition anneal (PDA) for 30 s in N2 ambient,
the source and drain ohmic contacts were made by electron
beam evaporation of a combination of Pt/Ti/Pt/Au. The gate
electrode was defined by electron beam evaporation of Ni/Au.
Also, an n-type GaSb substrate with a doping concentration of
5.5 × 1017 cm−3 and a p-type GaSb substrate with a doping
concentration of 1.1 × 1018 cm−3 were used for MOSCAPs
with 8-nm Al2O3 films grown at 300 ◦C and a 600 ◦C PDA.
III. RESULTS AND DISCUSSION
Fig. 1(a) shows the schematic cross section of a GaSb
inversion-mode PMOSFET with the gate aligned in the 〈110〉
direction. Transfer-length-method structures are used to study
the implantation/activation. Due to the relatively high substrate
doping concentration (5.5 × 1017 cm−3), a high Si implanta-
tion dose (2 × 1014 cm−2) was used, requiring a high activation
temperature to activate the dopants and recover lattice damage.
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Fig. 1. (a) Schematic cross section of an inversion-mode GaSb PMOSFET
with ALD Al2O3 as gate dielectric. (b) DC output characteristic of a 0.75-μm-
gate-length device fabricated by Process I at VDS = −3 V and VGS = −4 V,
showing the drain current potential at the current interface quality and dielectric
strength. (c) DC transfer characteristics of the same device at VDS = −3 V.
The sheet resistance is 390 Ω/sq. for 650 ◦C activation and
480 Ω/sq. for 600 ◦C activation, respectively. The source/drain
contact resistance (RS or RD) is 6.85 Ω · mm for 650 ◦C and
15.1 Ω · mm for 600 ◦C activation, respectively, determined
from PMOSFETs with different gate lengths. Fig. 1(b) shows
the dc output characteristic of a 0.75-μm-gate-length GaSb
PMOSFET with Process I. A maximum IDS of 70 mA/mm is
obtained at a gate bias of −4 V and a drain bias of −3 V. From
the device transfer characteristic, a maximum transconductance
gm of ∼26 mS/mm is obtained. Note that the IDS and gm
achieved here are much larger than those from the previous
works on inversion-mode GaAs PMOSFETs [15], [16]. The
IDS is larger than the value reported on GaAs p-channel
MOS-HFET (IDS ∼ 50 mA/mm and gm ∼ 50 mS/mm with
LG = 0.6 μm) by Passlack et al. [6], while the gm is lower
mainly due to the large source/drain contact resistance and the
interface traps described as follows. The gate leakage current is
below 1 × 10−3 A/cm2 at −4.0 V gate bias, which is more than
six orders of magnitude smaller than the drain on-current.
Fig. 2(a) summarizes all measured drain currents IDS
for three different processed samples versus LG at VDS =
−3.0 V and VGS = VT + (2/3) · VDS. The drain on-current
(ION) is linearly inversely proportional to LG, as expected, and
starts to saturate at submicrometer gate length. The ION for
Process I is slightly larger than those for Process II and
Process III at the same LG due to a higher RTA tempera-
ture, thus better ohmic contacts. By the linear extrapolation at
VDS = −0.05 V, the VT values of 2-μm-gate-length devices are
determined to be −0.5 V for Process I, −0.75 V for Process II,
and −1.7 V for Process III. The threshold voltage (VT ) for
Process III is shifted more negative due to low-temperature
ALD dielectric formation, which leads to the reduction of the
negative fixed charges in the dielectric [17]. Fig. 2(b) compares
the transfer characteristics of 2-μm-gate-length devices for
three different processes at VDS = −3 V. The leakage floor
of ID at VGS > 0 is mainly determined by the reverse-biased
pn-junction leakage current ISUB [1]. The leakage floor of
IS at VGS > 0 is mainly due to the high Dit in the bandgap
(Process I or II) which impedes further modulation of the
channel charges at OFF state. The low values of ID and IS
Fig. 2. (a) Comparison of scaling behavior of drain currents versus gate length
LG on three different processed samples at VDS = −3 V and VGS = VT +
(2/3) · VDS. (b) (Empty signs) Drain currents and (solid signs) source currents
versus gate bias VGS on three different processed samples at VDS = −3 V.
(c) Effective mobility (μeff) versus inversion hole charge density (Ninv). μeff
is extracted from split C–V method with all three processes. The Si(100)
universal hole mobility is also included for comparison.
at VGS > 0 for Process III indicate the improvement in both
junction leakage and the interface quality. From Fig. 2(b), the
values of Ion/Ioff are determined to be 24 and 100 for Process I,
107 and 289 for Process II, and 265 and 454 for Process III
from ID and IS , respectively. Ion/Ioff is chosen as Ion (VDS =
−3 V, VGS = VT + 2/3VDS)/Ioff(VDS = −3 V, VGS = VT −
1/3VDS) with VT determined by linear extrapolation at VDS =
−0.05 V. The subthreshold swing of the device in Fig. 2(b) for
Process III at VDS = −0.05 V is ∼600 mV/decade due to the
high Dit in the bandgap. Combined with the split C–V mea-
surement, the extracted peak hole mobility is ∼ 200 cm2/V · s
with all three processes, as shown in Fig. 2(c).
Fig. 3(a) shows the temperature-dependent C–V measure-
ments in accumulation [18] on an Al2O3/p-GaSb MOSCAP.
The frequencies range from 5 to 464 kHz with temperature from
300 K down to 35 K. The very small frequency dispersion at
all temperatures in the accumulation capacitance indicates true
accumulation and good interface properties near the valence
band edge. The room-temperature minority carrier (electron) or
trap response at positive bias is suppressed at 77 K or 35 K.
Note that, even at temperature as low as 35 K, the accumulation
capacitance does not decrease significantly, in great contrast to
GaAs [18]. This results from the high NV for GaSb. This allows
the channel to get sufficiently high hole density with less EF
movement.
Fig. 3(b) shows the Dit distribution across the whole GaSb
bandgap. The Dit value near EV is ∼ 2 × 1012/cm2 · eV deter-
mined by the measured low-f and high-f C–V method shown
in Fig. 3(a). The temperature-dependent conductance method
is also employed to quantitatively map the Dit distribution
inside the bandgap and near EC for majority carriers in n-
type GaSb MOSCAPs. It is found that the Dit for GaSb,
similar to Ge without good passivation, increases rapidly to 1 −
4 × 1013/cm2 · eV in the bandgap and 1 − 2 × 1013/cm2 · eV
near EC . Better Dit inside the bandgap for Process III is also
consistent with the better OFF-state performance of PMOSFETs
with Process III, as shown in Fig. 2(b). The determined Dit
distribution at the Al2O3/GaSb interface clearly explains why
strong inversion and reasonable drain current can be obtained
on GaSb PMOSFETs. GaSb has a similar band alignment to
the trap neutral level E0 as Ge [12], [13], [19]. The previously
demonstrated GaSb PMOSFET and Dit distribution further
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Fig. 3. (a) C–V plots of Au/ Ni/8-nm-Al2O3/p-GaSb at 300 K, 77 K, and
35 K. The excellent frequency-dispersion behavior at accumulation capacitance
at all temperatures indicates true hole accumulation and a good interface near
the valence band. The capacitor area is 3.14 × 104 μm2 with a dielectric con-
stant of ∼8 for Al2O3. (b) Interface trap distribution near the conduction band
is obtained from temperature-dependent conductance method on n-MOSCAPs
at 300 K, 180 K, and 77 K, and that near the valence band is obtained from low-
f–high-f C–V measurement on p-MOSCAPs at 35 K. The Dit distribution is
similar to that on Ge without good surface passivation. The hole capture cross
section in GaSb from 10−18 to 10−14/cm2, depending on the energy level
[20], is chosen to determine the Dit distribution. The dashed lines are guides
to the eye. The square signs are obtained from conductance method performed
at 300 K with the black signs for Process I, the red signs for Process II, and the
blue signs for Process III. The black circle signs and down triangle signs are
obtained from Process-I samples performed at 180 K and 77 K, respectively.
Process I with a higher activation temperature of 650 ◦C results in a larger Dit
since GaSb has a melting point of 712 ◦C and is easier to lose Sb at a higher
processing temperature [10].
confirms the validity of the models proposed in [11]–[13].
However, the OFF-state performance suffers from the large Dit
in the bandgap. To turn the device off, EF has to move away
from the valence band, and the large amount of acceptor-type
interface traps starts to become negatively charged and prevents
EF to move freely further to turn off the channel. Improved
dielectric process with better passivation and optimized device
fabrication are needed to reduce the Dit and further improve the
ON- and OFF-state performances of GaSb PMOSFETs.
IV. CONCLUSION
In summary, we have demonstrated GaSb inversion-mode
PMOSFETs with ALD Al2O3 as gate dielectric. For a device
with a gate length of 0.75 μm, a maximum drive current of
70 mA/mm, a transconductance of 26 mS/mm, and a hole
inversion mobility of ∼ 200 cm2/V · s are achieved. However,
the OFF state is limited by a high Dit in the bandgap with
a drain current on–off ratio of 265 and a subthreshold swing
of ∼600 mV/decade. The Dit distribution at Al2O3/GaSb is
quantitatively measured, which accurately explains the ON- and
OFF-state performances of GaSb MOSFETs.
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